An analog CMOS vision chip for edge detection with power consumption below 20 mW was designed by adopting electronic switches. An electronic switch separates the edge detection circuit into two parts: one is a logarithmic compression photocircuit, and the other is a signal processing circuit for edge detection. The electronic switch controls the connection between the two circuits. When the electronic switch is off, it can intercept the current flow through the signal processing circuit and restrict the magnitude of the current flow below several hundred nA. The estimated power consumption of the chip, with 128 × 128 pixels, was below 20 mW. The vision chip was designed using 0.25 µm 1-poly 5-metal standard full custom CMOS process technology.
I. Introduction
Recently, many researchers have been working on the development of a vision chip using CMOS process technology [1] - [8] . The CMOS vision chip for edge detection is based on the edge detection mechanism of the vertebrate retina. The cells in the retina perform signal processing in analog mode, but they can realize real-time image processing according to parallelism [4] - [9] . If these characteristics of the retina are imitated, the calculation amount will be reduced and real-time image information processing will be accomplished.
It is well known that photoreceptors, horizontal, and bipolar cells in the retina, deal with edge detection from an image. Photoreceptors receive an optical signal and transform it into electrical signals. Horizontal cells spatially smooth the electrical signal of the photoreceptor. Bipolar cells yield the difference between the electrical signal of the photoreceptor and the smoothed signal of the horizontal cell [4] - [8] . Given this mechanism, the edges from an image can be extracted. A vision chip for edge detection consists of an electrical circuit model based on the edge detection mechanism of the retina.
In order to realize an analog CMOS vision chip for edge detection with high resolution, power consumption should be considered. For instance, there was a report that the power consumption of an analog CMOS vision chip with 40 × 46 pixels was 40 mW under power-saving mode [8] . This is an inherent problem in analog mode. If the resolution of the analog CMOS vision chip increases, it will cause power consumption to increase.
In this paper, we propose a 128 × 128 analog CMOS vision chip for edge detection with electronic switches for low power consumption. An edge detection circuit, which is an important element of the vision chip, can be selectively operated according to the state of electronic switches. As a result, power consumption could be minimized below 20 mW, and this milestone was confirmed using SPICE (simulation program with integrated circuit emphasis).
II. Theory and Electrical Circuit Design Figure 1 shows the principle of an edge detection mechanism. Photoreceptors transform optical signals into electrical signals, while horizontal cells spatially smooth the photoreceptor output. Bipolar cells yield the difference between the output signal of the photoreceptor and the smoothed signal of the horizontal cell.
To realize a vision chip based on the retina, it is necessary to model the cells concerned with edge detection in the retina. An electrical circuit model for edge detection is proposed and shown in Fig. 2 .
The logarithmic compression photocircuit is shown in Fig.  2 (a), and it acts as a photoreceptor. Figure 2 (b) shows the electronic switch that controls the connection between the photocircuits and the signal processing circuits for edge detection. Figure 2 (c) is the signal processing circuit for edge detection, which includes horizontal and bipolar cells. The We consider a one-dimensional array of the pixel circuit and a change of the output with an input photocurrent. As shown in Fig. 2(a) , the optical signal through the photodiode is transformed into an electrical signal. If I PH is so low that M P1 operates in the subthreshold region, the voltage V C is logarithmically dependent on the input photocurrent in [10] ,
where W and L are the width and length of M P1 , respectively, U T is thermal voltage (kT/q), I PH is the input photocurrent, n is the subthreshold slope factor, I D0 is a process dependent parameter, and V C is the output voltage of the logarithmic circuit with the input photocurrent. Voltage V C decreases with an increasing I PH . We utilize the change of V C with an input photocurrent to detect edges. The operational states of the electronic switch, shown in Fig.  2 (b), are determined by V TRNS . When V TRNS is connected to the ground, the switch is on (M P5 and M P6 : on, M N6 : off). Voltage V GMN3 is equal to V C and controls I MN3 . When there is a current flow of I MN3 in the signal processing circuit for edge detection, this circuit begins to detect the edge information. On the other hand, when V TRNS is connected to V DD , the switch is off (M P5 and M P6 : off, M N6 : on). Voltage V C is no longer concerned with I MN3 , and the signal processing circuit for edge detection does not operate. Using this operation, power consumption can be lowered by controlling the operation of the signal processing circuit for edge detection according to the states of the switch. In addition, this electronic switch separates the edge detection circuit into two parts; the edge detection circuit is separated into a 128 × 128 logarithmic compression photocircuit and a 1 × 128 signal processing circuit array for edge detection. This helps in increasing the number of pixels in the vision chip.
As shown in Fig. 2(c 
As the input light with constant distribution is projected onto the one-dimensional array, we obtain a constant I OUT because there is no current flow of I H_L and I H_R that can affect I MP2 due to the constant voltage distribution between the node voltage V X s. On the other hand, as the input light with halftone (bright and dark) distribution is projected onto the one-dimensional array, I OUT changes at the neighborhood edge because there are current flows of I H_L and I H_R due to the voltage difference between the voltage V X s. Thus, I MP2 is changed by I H_L and I H_R . Current I OUT at the boundary of the halftone is represented in (3) and (4) .
At the end of the bright light,
At the start of the dark light,
Output I OUT at the end of the bright light has a negative value because of incoming current I H_R . On the other hand, output I OUT at the start of the dark light has a positive value because of the outflow of current I H_L . That is, we obtain a large peak at the boundary of the halftone.
In this work, a CMOS vision chip with 128 × 128 pixels has been realized, in which a 128 × 128 logarithmic compression photocircuit array uses a common 1 × 128 signal processing circuit array for edge detection. Figures 3 and 4 show the block diagram and layout of an analog CMOS vision chip for edge detection with 128 × 128 pixels, respectively. This chip was designed using 0.25 µm 1-poly 5-metal standard full custom Figure 5 shows the simulation results of the logarithmic compression photocircuit, shown in Fig. 2(a) , with varying input photocurrent levels, I PH . The input photocurrent I PH changed from 0.1 pA to 1 µA on the logarithmical scale. As in (1), we confirm that voltage V C of the photocircuit decreases with an increase in input photocurrent I PH , which is logarithmically related to I PH .
III. Simulation Results and Discussion
The transfer characteristics of an electronic switch with varying I PH are shown in Fig. 6 . When V TRNS is connected to the ground and I PH varies from 0.1 pA to 1 µA on the logarithmical scale, I MN3 has values between 16.1 µA and 4.3 µA according to V GMN3, which is transferred from V C because voltage V C decreases with an increasing I PH . When V TRNS is connected to V DD , I MN3 is constant at about 160 nA. That is, it is not concerned with input photocurrent I PH . That value can be negligible, and the signal processing circuit for edge detection is not in operation since V TRNS is connected to V DD .
To confirm the edge detection capability of the proposed edge detection circuit according to the state of the electronic switches, a one-dimensional array of 1 × 128 pixels was simulated. The background current level was assumed to be 1 pA. Both V TRNS and V GATE were connected to the ground and V REF of the current-to-voltage converter was set to 1 V. Simulation results for the input photocurrent of 10 pA, 100 pA, and 1 µA, against the background current level of 1 pA, are shown in Fig. 7 .
From the above results, we confirmed that the proposed edge detection circuits are able to extract edges with varying input photocurrent levels effectively. There are only large peaks at the boundary of the dark and bright regions. Otherwise, there is a constant voltage distribution of V OUT when the constant input photocurrent (dark or bright regions) is projected onto the array. We confirm that this is in accordance with the principles of retina edge detection. As shown in Fig. 7 , one reason for the time scale of the x-axis is that the output voltage is displayed according to the decoder for output selection. Figure 8 shows the timing diagram of the decoder for the electronic switch and output selections. While an electronic switch is selected by V TRNS for about 260 ㎲, the pulse period of the decoder for the output selection is about 2 ㎲ because it is necessary to realize 30 frames per second. An appropriate pulse period is 2 ㎲ per unit pixel. We also calculated power consumption when V C is at its highest, which is the worst condition. At that time, I VDD , shown in Fig. 2(c) , was about 32 µA. This current always flows through the signal processing circuit for edge detection even if the electronic switch does not exist under even the worst conditions. Figure 9 shows the power consumption estimation of the vision chip with and without an electronic switch. With an electronic switch, which can be reduced to the 1/100 level with increasing pixels, we confirmed that the power consumption is below 20 mW. 
IV. Conclusions
In designing an analog CMOS vision chip for edge detection, power consumption should be considered. To reduce power consumption, an electronic switch was applied to the vision chip. The signal processing circuit for edge detection, with a onedimensional array of 1 × 128 pixels, was designed and simulated using SPICE to confirm the edge detection capability and power consumption. From the simulated results, we confirmed that our circuit with an electronic switch could effectively detect edges with varying input photocurrent levels. The edge output of the proposed edge detection circuit was confirmed to be in accordance with the principles of edge detection. In addition, its power consumption is below 20 mW and could be reduced significantly compared to circuits without an electronic switch. This vision chip for edge detection with the 128 × 128 pixels was designed using 0.25 µm 1-poly 5-metal standard full custom CMOS process technology. By applying electronic switches to the vision chips, we expect that it is possible to design a vision chip with a higher resolution and lower power consumption. Also, we expect that it is possible to apply the designed vision chip for edge detection to a variety of systems such as target tracking, direction detection, robot vision, and fingerprint recognition [11] , [12] .
